





1	2	3	4
A			A
B	U_DB_Common DB_Common 	U_PSU PSU.SCHDOC  U_Bypass_Board DB_Bypass  U_DB31_Hardware_Kit DB31_Hardware_Kit.SchDoc 	
C			C
D		Sheet Title DB31 Top Level Project Title DB31 - Daughter Board Cyclone2 Size: A4 Assy: D-820-0005 Revision:07 Date: 2/12/2008 Time: 1:17:14 PM Sheet 1 of 21 File: DB31_Top.SchDoc	Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia 
1	2	3	4



Sheet Title Power Supplies			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia			
Project Title DB31 - Daughter Board Cyclone2						
Size: A4	Assy: D-820-0005	Revision: 07				
Date: 2/12/2008	Time: 1:17:14 PM	Sheet 2 of 21				
File: PSU.SCHDOC						



Sheet Title Power Supply MAX1831 (1V2)			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia 
Project Title DB31 - Daughter Board Cyclone2			
Size: A4	Assy: D-820-0005	Revision: 07	
Date: 2/12/2008	Time: 1:17:14 PM	Sheet 3 of 21	
File: PSU MAX1831 1V2 ALT.SchDoc			




These decoupling capacitors are intended to assist the voltage rails on the PCB - where the decoupling capacitors for the FPGA are not close.

Sheet Title Board Bypass Capacitors			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB31 - Daughter Board Cyclone2				
Size: A4	Assy: D-820-0005	Revision: 07		
Date: 2/12/2008	Time: 1:17:14 PM	Sheet 4 of 21		
File: DB Bypass.SchDoc				


Top Level Schematic For Daughter Board Design
Both FPGA-Only and FPGA + MCU

This Device Sheet is the same for all designs.
It relies on being instantiated in a project that contains a device-specific sheet named DEVICES.SchDoc .



Sheet Title Daughter Board Top Level		
Project Title DB31 - Daughter Board Cyclone2		
Size: A4	Assy: D-820-0005	Revision: 07
Date: 2/12/2008	Time: 1:17:14 PM	Sheet 5 of 21
File: DB Common.SchDoc		

Altium Limited
L3, 12A Rodborough Road
Frenchs Forest
NSW 2086
Australia




Device Specific Section of Daughter Board Design

This schematic sheet (plus any child sheets) will contain the device specific parts of any daughter board designs.


This will include any FPGA or MCU devices as well as dedicated power supplies, connectors etc.

Sheet Title <i>FPGA, LEDs and SRAM Memory</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title <i>DB31 - Daughter Board Cyclone2</i>				
Size: A4	Assy: D-820-0005	Revision: 07		
Date: 2/12/2008	Time: 1:17:14 PM	Sheet 6 of 21		
File: DEVICES.SchDoc				


U1H
EP2C35F672C8




U1J
EP2C35F672C8




U1K
EP2C35F672C8




PLL VCC Decoupling



U1L
EP2C35F672C8



U1N
EP2C35F672C8



Sheet Title **FPGA Power and Programming**

Project Title **DB31 - Daughter Board Cyclone2**


Size: A4 Assy: D-820-0005 Revision: 07

Date: 2/12/2008 Time: 1:17:14 PM Sheet 8 of 21

File: FPGA_NonIO.SchDoc

Altium Limited
L3, 12A Rodborough Road
Frenchs Forest
NSW 2086
Australia





Sheet Title <i>FPGA Bypass Capacitors for 1V2</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>			
Project Title <i>DB31 - Daughter Board Cyclone2</i>						
Size: A4	Assy: D-820-0005	Revision: 07				
Date: 2/12/2008	Time: 1:17:14 PM	Sheet 9 of 21				
File: Bypass FPGA 1V2.SCHDOC						

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B

C

D

A

B



C

D


A

B

C



Sheet Title <i>1-Wire Bus ID</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title <i>DB31 - Daughter Board Cyclone2</i>				
Size: A4	Assy: D-820-0005	Revision: 07		
Date: 2/12/2008	Time: 1:17:15 PM	Sheet 11 of 21		
File: 1WB_DS2406_EPROM.SchDoc				



Sheet Title **Daughter Board LEDs**

Project Title **DB31 - Daughter Board Cyclone2**

Size: A4

Assy: D-820-0005

Revision:07

Date: 2/12/2008


Time: 1:17:15 PM



Sheet 12 of 21

File: DB_LEDS.SchDoc

Altium Limited
L3, 12A Rodborough Road
Frenchs Forest
NSW 2086
Australia








Sheet Title 16M x 16 Flash Memory (BGA)		
Project Title DB31 - Daughter Board Cyclone2		
Size: A4	Assy: D-820-0005	Revision: 07
Date: 2/12/2008	Time: 1:17:15 PM	Sheet 14 of 21
File: FLASH S29GL256N11FFIV10_16Mx16.SchDoc		


Altium Limited
L3, 12A Rodborough Road
Frenchs Forest
NSW 2086
Australia







Sheet Title 16M x 32 SDRAM TSOP54 x 2			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia			
Project Title DB31 - Daughter Board Cyclone2						
Size: A4	Assy: D-820-0005	Revision: 07				
Date: 2/12/2008	Time: 1:17:15 PM	Sheet 15 of 21				
File: SDRAM_MT48LC16M16A2TG_16Mx32.SchDoc						

A18 is connected so that 512KBx16 device can be fitted



Sheet Title 256K x 32 SRAM - TSOP44 x 2			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title DB31 - Daughter Board Cyclone2				
Size: A4	Assy: D-820-0005	Revision: 07		
Date: 2/12/2008	Time: 1:17:15 PM	Sheet 16 of 21		
File: SRAM 256Kx32 TSOP44 1.SchDoc				



All devices using controlled impedance outputs from the source (ie. FPGA) should use 50 ohm (2 parallel 100 ohm resistors) termination.

The Flash should be located closest to the source (FPGA).

The SRAM should be located next furthest from the source (FPGA).

The SDRAM should be located next furthest from the source (FPGA).

Terminations are to be located at the furthest distance from the source (FPGA).

Note that pins 5,6,7 and 8 of the following resnet "groups" are pin-swappable within that "group":


- all "power" resnets that terminate the FLASH-only signals (ie. RN1 and RN3).
- all "ground" resnets that terminate the FLASH-only signals (ie. RN2 and RN4).
- all "power" resnets that terminate the FLASH-SRAM-only signals (ie. RN5 and RN7).
- all "ground" resnets that terminate the FLASH-SRAM-only signals (ie. RN6 and RN8).
- all "power" resnets that terminate the FLASH-SRAM-SDRAM signals (ie. RN9, RN11, RN13, RN15, RN17, RN19, RN21, RN23, RN25, RN27, RN29, RN31, RN33, RN35).
- all "ground" resnets that terminate the FLASH-SRAM-SDRAM signals (ie. RN10, RN12, RN14, RN16, RN18, RN20, RN22, RN24, RN26, RN28, RN30, RN32, RN34, RN36).

To remove any confusion by the PCB assembler, the following devices have been deleted entirely from the design: RN1 to RN16, and RN17 to RN32.



Note that high current (up to 1.25 Amps) is drawn from the 3V3 rail when all 19 pairs of resnets are loaded. The addition of up to 4.1 watts of heat was significantly warming the PCB.

Testing has confirmed that the loading of only 3 pairs of resnets (RN33/34, RN35/36 and RN37/38) provides good operation at speeds up to 96MHz. This consumes up to 0.20 amps, ie. up to 0.65 watts of heat.

The loading of the 3 pairs of resnets terminates only the output control signals from the FPGA to the SDRAM. The bidirectional data bus and address bus is not terminated. Signals that do not connect to the SDRAM (ie. signals to the slower flash and SRAM devices only) are also not terminated.



A




Red Connections are locked for NB1 compatibility. They are hardwired on the NB1 and therefore can NOT be changed.

Green connections are I/O pins connected to NB1 compatible PCB resources on the mother board. These can be changed.

Blue connections are connected to the New NB2 compatible resources on the motherboard. These can be changed.

Note that the signal ONE_WIRE_DBID was previously called FPGA_CLK2.

This signal was included in NB1 design, but never used. Hence it has now been reallocated.



WAS VCCX (NOW PHASED OUT)

D

D

1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4

U_MOUNTS
DB MOUNTS



PCB1
DB31 Blank PCB
Printed Circuit Board (Bare)

Sheet Title DB31 Hardware Kit			<i>Altium Limited</i> L3, 124 Rodborough Road Frenchs Forest NSW 2086 <i>Australia</i>	
Project Title DB31 - Daughter Board Cyclone2				
Size: A4	Assy: D-820-0005	Revision:07		
Date: 2/12/2008	Time: 1:17:15 PM	Sheet 20 of 21		
File: DB31 Hardware Kit.SchDoc				

1	2	3	4
A			A
B			B
C			C
D			D
1	2	3	4

MH1
MOUNTING HOLE 3MM



MH2
MOUNTING HOLE 3MM



MH3
MOUNTING HOLE 3MM



Altium Logo Top1



Altium Logo Bot1



Sheet Title <i>Mounts, Logo & Label</i>			<i>Altium Limited</i> L3, 124 Rodborough Road Frenchs Forest NSW 2086 <i>Australia</i>	
Project Title <i>DB31 - Daughter Board Cyclone2</i>				
Size: A4	Assy: D-820-0005	Revision:07		
Date: 2/12/2008	Time: 1:17:15 PM	Sheet 21 of 21		
File: DB MOUNTS.SchDoc				